

# **2.9inch E-Paper**

---

## **Product Specifications**

<b>Customer</b>	<b>Standard</b>
<b>Description</b>	<b>2.9 E-paper Display</b>
<b>Model Name</b>	<b>2.9inch E-Paper</b>
<b>Date</b>	<b>2023/03/15</b>
<b>Revision</b>	<b>1.0</b>

## Table of contents

<b>1. General Description</b> .....	<b>1</b>
<b>1.1 Over View</b> .....	<b>1</b>
<b>1.2 Features</b> .....	<b>1</b>
<b>1.3 Mechanical Specifications</b> .....	<b>1</b>
<b>1.4 Mechanical Drawing of EPD module</b> .....	<b>2</b>
<b>1.5 Reference Circuit</b> .....	<b>3</b>
<b>1.6 Input/Output Pin Assignment</b> .....	<b>4</b>
<b>2. COMMAND TABLE</b> .....	<b>5</b>
<b>3. Environmental</b> .....	<b>18</b>
<b>3.1 HANDLING,SAFETYAND ENVIROMENTAL REQUIREMENTS</b> .....	<b>18</b>
<b>3.2 Reliability test</b> .....	<b>19</b>
<b>4. Electrical Characteristics</b> .....	<b>20</b>
<b>4.1 ABSOLUTE MAXIMUM RATING</b> .....	<b>20</b>
<b>4.2 DC CHARACTERISTICS</b> .....	<b>20</b>
<b>4.3 Serial Peripheral Interface Timing</b> .....	<b>21</b>
<b>4.4 MCU Interface</b> .....	<b>22</b>
4.4-1 MCU interface selection .....	<b>22</b>
4.4-2 MCU Serial Peripheral Interface (4-wire SPI) .....	<b>23</b>
4.4-3 MCU Serial Peripheral Interface (3-wire SPI) .....	<b>24</b>
<b>4.4 Block Diagram</b> .....	<b>25</b>
<b>5. Typical Operating Sequence</b> .....	<b>26</b>
<b>5.1 General operation flow to drive display panel</b> .....	<b>26</b>
<b>6. Optical characteristics</b> .....	<b>27</b>
<b>6.1 Specifications</b> .....	<b>27</b>
<b>7. Point and line standard</b> .....	<b>27</b>
<b>7.1 Electric inspection standard</b> .....	<b>28</b>
<b>7.2 Appearance inspection standard</b> .....	<b>29</b>
<b>8. Precautions</b> .....	<b>29</b>



# 1. General Description

## 1.1 Over View


2.9inch e-Paper is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 2.9" active area contains  $296 \times 128$  pixels, and has 1-bit Black/White full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

## 1.2 Features

- $296 \times 128$  pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform can stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/built-in temperature sensor


## 1.3 Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.9	Inch	
Display Resolution	$296 (V) \times 128 (H)$	Pixel	Dpi:112
Active Area	$66.896 (V) \times 29.056 (H)$	mm	
Pixel Pitch	$0.227 \times 0.226$	mm	
Pixel Configuration	Rectangle		
Outline Dimension	$79 (V) \times 36.7 (H) \times 1.23(D)$	mm	
Weight	$5.5 \pm 0.5$	g	



1.4 Mechanical Drawing of EPD module

## 1.5 Reference Circuit



**Note:**

1. Inductor L1 is wire-wound inductor. There are no special requirements for other parameters.
2. Suggests using Si1304BDL or Si1308EDL TUBE MOS (Q1) , otherwise it may affect the normal boost of the circuit.
3. The default circuit is 4-wire SPI.
4. Default voltage value of all capacitors is 50 V.

## 1.6 Input/Output Pin Assignment

Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins e	Keep Open
5	VSH2	This pin is Positive Source driving voltage	
6	TSCL	I <sup>2</sup> C Interface to digital temperature sensor Clock pin	
7	TSDA	I <sup>2</sup> C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 1.5-5
9	BUSY	Busy state output pin	Note 1.5-4
10	RES #	Reset	Note 1.5-3
11	D/C #	Data /Command control pin	Note 1.5-2
12	CS #	Chip Select input pin	Note 1.5-1
13	SCL	serial clock pin (SPI)	
14	SDA	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	This pin is Positive Source driving voltage	
21	VGH	This pin is Positive Gate driving voltage	
22	VSL	This pin is Negative Source driving voltage	
23	VGL	This pin is Negative Gate driving voltage	
24	VCOM	These pins are VCOM driving voltage	

Note 1.5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 1.5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 1.5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 1.5-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 1.5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is “Low”, 4-line SPI is selected. When it is “High”, 3-line SPI (9 bits SPI) is selected.

## 2. COMMAND TABLE

Command Table											Command	Description	
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setting A[8:0]= 127h [POR], 296 MUX MUX Gate lines setting as (A[8:0] + 1).  B[2:0] = 000 [POR]. Gate scanning sequence and direction  B[2]: GD Selects the 1st output Gate GD=0 [POR], G0 is the 1st gate output channel, gate output sequence is G0,G1, G2, G3, ... GD=1, G1 is the 1st gate output channel, gate output sequence is G1, G0, G3, G2, ...  B[1]: SM Change scanning order of gate driver. SM=0 [POR], G0, G1, G2, G3...295 (left and right gate interlaced) SM=1, G0, G2, G4 ...G294, G1, G3, ...G295  B[0]: TB TB = 0 [POR], scan from G0 to G295 TB = 1, scan from G295 to G0.	
0	1		A7	A6	A5	A4	A3	A2	A1	A0			
0	1		0	0	0	0	0	0	0	A8			
0	1		0	0	0	0	0	B2	B1	B0			
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage Control	Set Gate driving voltage A[4:0] = 00h [POR] VGH setting from 10V to 20V	
0	1		0	0	0	A4	A3	A2	A1	A0			
		A[4:0]	VGH	A[4:0]	VGH								
		00h	20	0Dh	15								
		03h	10	0Eh	15.5								
		04h	10.5	0Fh	16								
		05h	11	10h	16.5								
		06h	11.5	11h	17								
		07h	12	12h	17.5								
		08h	12.5	13h	18								
		07h	12	14h	18.5								
		08h	12.5	15h	19								
		09h	13	16h	19.5								
		0Ah	13.5	17h	20								
		0Bh	14	Other	NA								
		0Ch	14.5										



Command Table													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	04	0	0	0	0	0	1	0	0	Source Driving voltage Control	Set Source driving voltage A[7:0] = 41h [POR], VSH1 at 15V B[7:0] = A8h [POR], VSH2 at 5V. C[7:0] = 32h [POR], VSL at -15V Remark: VSH1 >= VSH2	
0	1		A7	A6	A5	A4	A3	A2	A1	A0			
0	1		B7	B6	B5	B4	B3	B2	B1	B0			
0	1		C7	C6	C5	C4	C3	C2	C1	C0			
A[7]/B[7] = 1, VSH1/VSH2 voltage setting from 2.4V to 8.8V				A[7]/B[7] = 0, VSH1/VSH2 voltage setting from 9V to 17V				C[7] = 0, VSL setting from -5V to -17V					
A/B[7:0]	VSH1/VSH2	A/B[7:0]	VSH1/VSH2	A/B[7:0]	VSH1/VSH2	A/B[7:0]	VSH1/VSH2	A/B[7:0]	VSH1/VSH2	A/B[7:0]	VSH1/VSH2	C[7:0]	VSL
8Eh	2.4	AFh	5.7	23h	9	3Ch	14	0Ah				0Ch	-5.5
8Fh	2.5	B0h	5.8	24h	9.2	3Dh	14.2	0Eh	-6			10h	-6.5
90h	2.6	B1h	5.9	25h	9.4	3Eh	14.4	12h	-7			14h	-7.5
91h	2.7	B2h	6	26h	9.6	3Fh	14.6	16h	-8			18h	-8.5
92h	2.8	B3h	6.1	27h	9.8	40h	14.8	1Ah	-9			1Ch	-9.5
93h	2.9	B4h	6.2	28h	10	41h	15	1Eh	-10			20h	-10.5
94h	3	B5h	6.3	29h	10.2	42h	15.2	22h	-11			24h	-11.5
95h	3.1	B6h	6.4	2Ah	10.4	43h	15.4	26h	-12			28h	-12.5
96h	3.2	B7h	6.5	2Bh	10.6	44h	15.6	2Ah	-13			2Ch	-13.5
97h	3.3	B8h	6.6	2Ch	10.8	45h	15.8	2Eh	-14			30h	-14.5
98h	3.4	B9h	6.7	2Dh	11	46h	16	32h	-15			34h	-15.5
99h	3.5	BAh	6.8	2Eh	11.2	47h	16.2	36h	-16			38h	-16.5
9Ah	3.6	BBh	6.9	2Fh	11.4	48h	16.4	3Ah	-17			Other	NA
9Bh	3.7	BCh	7	30h	11.6	49h	16.6	3Bh	13.8				
9Ch	3.8	BDh	7.1	31h	11.8	4Ah	16.8						
9Dh	3.9	BEh	7.2	32h	12	4Bh	17						
9Eh	4	BFh	7.3	33h	12.2	Other	NA						
9Fh	4.1	C0h	7.4	34h	12.4								
A0h	4.2	C1h	7.5	35h	12.6								
A1h	4.3	C2h	7.6	36h	12.8								
A2h	4.4	C3h	7.7	37h	13								
A3h	4.5	C4h	7.8	38h	13.2								
A4h	4.6	C5h	7.9	39h	13.4								
A5h	4.7	C6h	8	3Ah	13.6								
A6h	4.8	C7h	8.1	3Bh	13.8								
A7h	4.9	C8h	8.2										
A8h	5	C9h	8.3										
A9h	5.1	CAh	8.4										
AAh	5.2	CBh	8.5										
ABh	5.3	CCh	8.6										
ACh	5.4	CDh	8.7										
ADh	5.5	CEh	8.8										
AEh	5.6	Other	NA										
0	0	08	0	0	0	0	1	0	0	0	Initial Code Setting OTP Program	Program Initial Code Setting  The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.	
0	0	09	0	0	0	0	1	0	0	1	Write Register for Initial Code Setting	Write Register for Initial Code Setting Selection A[7:0] ~ D[7:0]: Reserved Details refer to Application Notes of Initial Code Setting	
0	1		A7	A6	A5	A4	A3	A2	A1	A0			
0	1		B7	B6	B5	B4	B3	B2	B1	B0			
0	1		C7	C6	C5	C4	C3	C2	C1	C0			
0	1		D7	D6	D5	D4	D3	D2	D1	D0			
0	0	0A	0	0	0	0	1	0	1	0	Read Register for Initial Code Setting	Read Register for Initial Code Setting	

Command Table											Command	Description																														
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0																																
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start Control	Booster Enable with Phase 1, Phase 2 and Phase 3 for soft start current and duration setting.  A[7:0] -> Soft start setting for Phase1 = 8Bh [POR] B[7:0] -> Soft start setting for Phase2 = 9Ch [POR] C[7:0] -> Soft start setting for Phase3 = 96h [POR] D[7:0] -> Duration setting = 0Fh [POR]  Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]:																														
0	1		1	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>																																
0	1		1	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>																																
0	1		1	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>																																
0	1		0	0	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>																																
												<table border="1"> <thead> <tr> <th>Bit[6:4]</th> <th>Driving Strength Selection</th> </tr> </thead> <tbody> <tr><td>000</td><td>1(Weakest)</td></tr> <tr><td>001</td><td>2</td></tr> <tr><td>010</td><td>3</td></tr> <tr><td>011</td><td>4</td></tr> <tr><td>100</td><td>5</td></tr> <tr><td>101</td><td>6</td></tr> <tr><td>110</td><td>7</td></tr> <tr><td>111</td><td>8(Strongest)</td></tr> </tbody> </table>	Bit[6:4]	Driving Strength Selection	000	1(Weakest)	001	2	010	3	011	4	100	5	101	6	110	7	111	8(Strongest)												
Bit[6:4]	Driving Strength Selection																																									
000	1(Weakest)																																									
001	2																																									
010	3																																									
011	4																																									
100	5																																									
101	6																																									
110	7																																									
111	8(Strongest)																																									
												<table border="1"> <thead> <tr> <th>Bit[3:0]</th> <th>Min Off Time Setting of GDR [ Time unit ]</th> </tr> </thead> <tbody> <tr><td>0000</td><td>NA</td></tr> <tr><td>~0011</td><td>NA</td></tr> <tr><td>0100</td><td>2.6</td></tr> <tr><td>0101</td><td>3.2</td></tr> <tr><td>0110</td><td>3.9</td></tr> <tr><td>0111</td><td>4.6</td></tr> <tr><td>1000</td><td>5.4</td></tr> <tr><td>1001</td><td>6.3</td></tr> <tr><td>1010</td><td>7.3</td></tr> <tr><td>1011</td><td>8.4</td></tr> <tr><td>1100</td><td>9.8</td></tr> <tr><td>1101</td><td>11.5</td></tr> <tr><td>1110</td><td>13.8</td></tr> <tr><td>1111</td><td>16.5</td></tr> </tbody> </table>	Bit[3:0]	Min Off Time Setting of GDR [ Time unit ]	0000	NA	~0011	NA	0100	2.6	0101	3.2	0110	3.9	0111	4.6	1000	5.4	1001	6.3	1010	7.3	1011	8.4	1100	9.8	1101	11.5	1110	13.8	1111	16.5
Bit[3:0]	Min Off Time Setting of GDR [ Time unit ]																																									
0000	NA																																									
~0011	NA																																									
0100	2.6																																									
0101	3.2																																									
0110	3.9																																									
0111	4.6																																									
1000	5.4																																									
1001	6.3																																									
1010	7.3																																									
1011	8.4																																									
1100	9.8																																									
1101	11.5																																									
1110	13.8																																									
1111	16.5																																									
												D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1																														
												<table border="1"> <thead> <tr> <th>Bit[1:0]</th> <th>Duration of Phase [Approximation]</th> </tr> </thead> <tbody> <tr><td>00</td><td>10ms</td></tr> <tr><td>01</td><td>20ms</td></tr> <tr><td>10</td><td>30ms</td></tr> <tr><td>11</td><td>40ms</td></tr> </tbody> </table>	Bit[1:0]	Duration of Phase [Approximation]	00	10ms	01	20ms	10	30ms	11	40ms																				
Bit[1:0]	Duration of Phase [Approximation]																																									
00	10ms																																									
01	20ms																																									
10	30ms																																									
11	40ms																																									

Command Table																			
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description							
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control:							
0	1		0	0	0	0	0	0	A <sub>1</sub>	A <sub>0</sub>		<table border="1"> <thead> <tr> <th>A[1:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Normal Mode [POR]</td> </tr> <tr> <td>01</td> <td>Enter Deep Sleep Mode 1</td> </tr> <tr> <td>11</td> <td>Enter Deep Sleep Mode 2</td> </tr> </tbody> </table> <p>After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver</p>	A[1:0]	Description	00	Normal Mode [POR]	01	Enter Deep Sleep Mode 1	11
A[1:0]	Description																		
00	Normal Mode [POR]																		
01	Enter Deep Sleep Mode 1																		
11	Enter Deep Sleep Mode 2																		
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR]							
0	1		0	0	0	0	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		<p>A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 -Y decrement, X decrement, 01 -Y decrement, X increment, 10 -Y increment, X decrement, 11 -Y increment, X increment [POR]</p> <p>A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.</p>							
0	0	12	0	0	0	1	0	0	1	0	SW RESET	<p>It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode</p> <p>During operation, BUSY pad will output high.</p> <p>Note: RAM are unaffected by this command.</p>							

Command Table																										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description														
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).														
0	1		0	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>			A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.													
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection A[2:0] = 100 [POR] , Detect level at 2.3V A[2:0] : VCI level Detect <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>A[2:0]</th> <th>VCI level</th> </tr> </thead> <tbody> <tr> <td>011</td> <td>2.2V</td> </tr> <tr> <td>100</td> <td>2.3V</td> </tr> <tr> <td>101</td> <td>2.4V</td> </tr> <tr> <td>110</td> <td>2.5V</td> </tr> <tr> <td>111</td> <td>2.6V</td> </tr> <tr> <td>Other</td> <td>NA</td> </tr> </tbody> </table> The command required CLKEN=1 and ANALOGEN= 1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).	A[2:0]	VCI level	011	2.2V	100	2.3V	101	2.4V	110	2.5V	111	2.6V	Other	NA
A[2:0]	VCI level																									
011	2.2V																									
100	2.3V																									
101	2.4V																									
110	2.5V																									
111	2.6V																									
Other	NA																									
0	1		0	0	0	0	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>																
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor														
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>																
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor Control (Write to temperature register)	Write to temperature register. A[11:0] = 7FFh [POR]														
0	1		A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>																
0	1		A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	0	0	0	0																
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor Control (Read from temperature register)	Read from temperature register.														
1	1		A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>																
1	1		A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	0	0	0	0																



Command Table																												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor Control (Write Command to External temperature sensor)	Write Command to External temperature sensor. A[7:0] = 00h [POR], B[7:0] = 00h [POR], C[7:0] = 00h [POR],  A[7:6] <table border="1"> <tr> <td>A[7:6]</td> <td>Select no of byte to be sent</td> </tr> <tr> <td>00</td> <td>Address + pointer</td> </tr> <tr> <td>01</td> <td>Address + pointer + 1st parameter</td> </tr> <tr> <td>10</td> <td>Address + pointer + 1st parameter + 2nd pointer</td> </tr> <tr> <td>11</td> <td>Address</td> </tr> </table> A[5:0] – Pointer Setting B[7:0] – 1 <sup>st</sup> parameter C[7:0] – 2 <sup>nd</sup> parameter The command required CLKEN=1. Refer to Register 0x22 for detail.  After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.	A[7:6]	Select no of byte to be sent	00	Address + pointer	01	Address + pointer + 1st parameter	10	Address + pointer + 1st parameter + 2nd pointer	11	Address						
A[7:6]	Select no of byte to be sent																											
00	Address + pointer																											
01	Address + pointer + 1st parameter																											
10	Address + pointer + 1st parameter + 2nd pointer																											
11	Address																											
0	1		A7	A6	A5	A4	A3	A2	A1	A0																		
0	1		B7	B6	B5	B4	B3	B2	B1	B0																		
0	1		C7	C6	C5	C4	C3	C2	C1	C0																		
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence  The Display Update Sequence Option is located at R22h.  BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.																
0	0	21	0	0	1	0	0	0	0	1	Display Update Control 1	RAM content option for Display Update A[7:0] = 00h [POR] B[7:0] = 00h [POR]  A[7:4] Red RAM option <table border="1"> <tr> <td>0000</td> <td>Normal</td> </tr> <tr> <td>0100</td> <td>Bypass RAM content as 0</td> </tr> <tr> <td>1000</td> <td>Inverse RAM content</td> </tr> </table> A[3:0] BW RAM option <table border="1"> <tr> <td>0000</td> <td>Normal</td> </tr> <tr> <td>0100</td> <td>Bypass RAM content as 0</td> </tr> <tr> <td>1000</td> <td>Inverse RAM content</td> </tr> </table> B[7] Source Output Mode <table border="1"> <tr> <td>0</td> <td>Available Source from S0 to S175</td> </tr> <tr> <td>1</td> <td>Available Source from S8 to S167</td> </tr> </table>	0000	Normal	0100	Bypass RAM content as 0	1000	Inverse RAM content	0000	Normal	0100	Bypass RAM content as 0	1000	Inverse RAM content	0	Available Source from S0 to S175	1	Available Source from S8 to S167
0000	Normal																											
0100	Bypass RAM content as 0																											
1000	Inverse RAM content																											
0000	Normal																											
0100	Bypass RAM content as 0																											
1000	Inverse RAM content																											
0	Available Source from S0 to S175																											
1	Available Source from S8 to S167																											
0	1		A7	A6	A5	A4	A3	A2	A1	A0																		
0	1		B7	0	0	0	0	0	0	0																		

Command Table																																					
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																									
0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation A[7:0]= FFh (POR)																									
0	1		A7	A6	A5	A4	A3	A2	A1	A0			<table border="1"> <thead> <tr> <th>Operating sequence</th> <th>Parameter (in Hex)</th> </tr> </thead> <tbody> <tr> <td>Enable clock signal</td> <td>80</td> </tr> <tr> <td>Disable clock signal</td> <td>01</td> </tr> <tr> <td>Enable clock signal → Enable Analog</td> <td>C0</td> </tr> <tr> <td>Disable Analog → Disable clock signal</td> <td>03</td> </tr> <tr> <td>Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal</td> <td>91</td> </tr> <tr> <td>Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal</td> <td>99</td> </tr> <tr> <td>Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal</td> <td>B1</td> </tr> <tr> <td>Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal</td> <td>B9</td> </tr> <tr> <td>Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC</td> <td>C7</td> </tr> <tr> <td>Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC</td> <td>CF</td> </tr> <tr> <td>Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC</td> <td>F7</td> </tr> <tr> <td>Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC</td> <td>FF</td> </tr> </tbody> </table>	Operating sequence	Parameter (in Hex)	Enable clock signal	80	Disable clock signal	01	Enable clock signal → Enable Analog	C0	Disable Analog → Disable clock signal	03	Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91	Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99	Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1	Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	B9	Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7	Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF	Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
Operating sequence	Parameter (in Hex)																																				
Enable clock signal	80																																				
Disable clock signal	01																																				
Enable clock signal → Enable Analog	C0																																				
Disable Analog → Disable clock signal	03																																				
Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91																																				
Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99																																				
Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1																																				
Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	B9																																				
Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7																																				
Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF																																				
Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7																																				
Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF																																				
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly  For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0																									

Command Table												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly.  For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly.  The 1 <sup>st</sup> byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value.  The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail.  BUSY pad will output high during operation.
0	0	29	0	0	1	0	1	0	0	1	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired.  A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	1		0	1	0	0	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP  The command required CLKEN=1. Refer to Register 0x22 for detail.  BUSY pad will output high during operation.
0	0	2B	0	0	1	0	1	0	1	1	Write Register for VCOM Control	This command is used to reduce glitch when ACVCOM toggle. Two data bytes D04h and D63h should be set for this command.
0	1		0	0	0	0	0	1	0	0		
0	1		0	1	1	0	0	0	1	1		

Command Table																
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description				
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VCOM register from MCU interface A[7:0] = 00h [POR]				
0	1		A7	A6	A5	A4	A3	A2	A1	A0			A[7:0]	VCOM	A[7:0]	VCOM
													08h	-0.2	44h	-1.7
													0Ch	-0.3	48h	-1.8
													10h	-0.4	4Ch	-1.9
													14h	-0.5	50h	-2
													18h	-0.6	54h	-2.1
													1Ch	-0.7	58h	-2.2
													20h	-0.8	5Ch	-2.3
													24h	-0.9	60h	-2.4
													28h	-1	64h	-2.5
													2Ch	-1.1	68h	-2.6
													30h	-1.2	6Ch	-2.7
													34h	-1.3	70h	-2.8
													38h	-1.4	74h	-2.9
													3Ch	-1.5	78h	-3
													40h	-1.6	Other	NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for Display Option	Read Register for Display Option:  A[7:0]: VCOM OTP Selection (Command 0x37, Byte A)  B[7:0]: VCOM Register (Command 0x2C)  C[7:0]~G[7:0]: Display Mode (Command 0x37, Byte B to Byte F) [5 bytes]  H[7:0]~K[7:0]: Waveform Version (Command 0x37, Byte G to Byte J) [4 bytes]				
1	1		A7	A6	A5	A4	A3	A2	A1	A0						
1	1		B7	B6	B5	B4	B3	B2	B1	B0						
1	1		C7	C6	C5	C4	C3	C2	C1	C0						
1	1		D7	D6	D5	D4	D3	D2	D1	D0						
1	1		E7	E6	E5	E4	E3	E2	E1	E0						
1	1		F7	F6	F5	F4	F3	F2	F1	F0						
1	1		G7	G6	G5	G4	G3	G2	G1	G0						
1	1		H7	H6	H5	H4	H3	H2	H1	H0						
1	1		I7	I6	I5	I4	I3	I2	I1	I0						
1	1		J7	J6	J5	J4	J3	J2	J1	J0						
1	1		K7	K6	K5	K4	K3	K2	K1	K0						
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10 Byte User ID stored in OTP: A[7:0]~J[7:0]: UserID (R38, Byte A and Byte J) [10 bytes]				
1	1		A7	A6	A5	A4	A3	A2	A1	A0						
1	1		B7	B6	B5	B4	B3	B2	B1	B0						
1	1		C7	C6	C5	C4	C3	C2	C1	C0						
1	1		D7	D6	D5	D4	D3	D2	D1	D0						
1	1		E7	E6	E5	E4	E3	E2	E1	E0						
1	1		F7	F6	F5	F4	F3	F2	F1	F0						
1	1		G7	G6	G5	G4	G3	G2	G1	G0						
1	1		H7	H6	H5	H4	H3	H2	H1	H0						
1	1		I7	I6	I5	I4	I3	I2	I1	I0						
1	1		J7	J6	J5	J4	J3	J2	J1	J0						



Command Table												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01]  Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
1	1		0	0	A5	A4	0	0	A1	A0		
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command.  The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting  The command required CLKEN=1. Refer to Register 0x22 for detail.  BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface [153 bytes], which contains the content of VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR[n] and XON[nXY] Refer to Session 6.7 WAVEFORM SETTING
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		B7	B6	B5	B4	B3	B2	B1	B0		
0	1		:	:	:	:	:	:	:	:		
0	1		.	..	.	.	.	.	.	.		
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1680 application note.  BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read A[15:0] is the CRC read out value
1	1		A15	A14	A13	A12	A11	A10	A9	A8		
1	1		A7	A6	A5	A4	A3	A2	A1	A0		

Command Table											Command	Description
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]  The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display Option	Write Register for Display Option A[7] Spare VCOM OTP selection 0: Default [POR] 1: Spare  B[7:0] Display Mode for WS[7:0] C[7:0] Display Mode for WS[15:8] D[7:0] Display Mode for WS[23:16] E[7:0] Display Mode for WS[31:24] F[3:0] Display Mode for WS[35:32]  0: Display Mode 1 1: Display Mode 2  F[6]: PingPong for Display Mode 2 0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable  G[7:0]~J[7:0] module ID /waveform version.  Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not support for Display Mode 1
0	1		A7	0	0	0	0	0	0	0		
0	1		B7	B6	B5	B4	B3	B2	B1	B0		
0	1		C7	C6	C5	C4	C3	C2	C1	C0		
0	1		D7	D6	D5	D4	D3	D2	D1	D0		
0	1		E7	E6	E5	E4	E3	E2	E1	E0		
0	1		0	F6	0	0	F3	F2	F1	F0		
0	1		G7	G6	G5	G4	G3	G2	G1	G0		
0	1		H7	H6	H5	H4	H3	H2	H1	H0		
0	1		I7	I6	I5	I4	I3	I2	I1	I0		
0	1		J7	J6	J5	J4	J3	J2	J1	J0		
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID A[7:0]~J[7:0]: UserID [10 bytes]  Remarks: A[7:0]~J[7:0] can be stored in OTP
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		B7	B6	B5	B4	B3	B2	B1	B0		
0	1		C7	C6	C5	C4	C3	C2	C1	C0		
0	1		D7	D6	D5	D4	D3	D2	D1	D0		
0	1		E7	E6	E5	E4	E3	E2	E1	E0		
0	1		F7	F6	F5	F4	F3	F2	F1	F0		
0	1		G7	G6	G5	G4	G3	G2	G1	G0		
0	1		H7	H6	H5	H4	H3	H2	H1	H0		
0	1		I7	I6	I5	I4	I3	I2	I1	I0		
0	1		J7	J6	J5	J4	J3	J2	J1	J0		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage  Remark: User is required to EXACTLY follow the reference code sequences
0	1		0	0	0	0	0	0	A1	A0		

Command Table																																															
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																																			
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	Select border waveform for VBD A[7:0] = C0h [POR], set VBD as HiZ. A [7:6] :Select VBD option																																			
0	1		A7	A6	A5	A4	0	A2	A1	A0			<table border="1"> <tr> <td>A[7:6]</td> <td>Select VBD as</td> </tr> <tr> <td>00</td> <td>GS Transition, Defined in A[2] and A[1:0]</td> </tr> <tr> <td>01</td> <td>Fix Level, Defined in A[5:4]</td> </tr> <tr> <td>10</td> <td>VCOM</td> </tr> <tr> <td>11[POR]</td> <td>HiZ</td> </tr> </table> A [5:4] Fix Level Setting for VBD <table border="1"> <tr> <td>A[5:4]</td> <td>VBD level</td> </tr> <tr> <td>00</td> <td>VSS</td> </tr> <tr> <td>01</td> <td>VSH1</td> </tr> <tr> <td>10</td> <td>VSL</td> </tr> <tr> <td>11</td> <td>VSH2</td> </tr> </table> A[2] GS Transition control <table border="1"> <tr> <td>A[2]</td> <td>GS Transition control</td> </tr> <tr> <td>0</td> <td>Follow LUT (Output VCOM @ RED)</td> </tr> <tr> <td>1</td> <td>Follow LUT</td> </tr> </table> A [1:0] GS Transition setting for VBD <table border="1"> <tr> <td>A[1:0]</td> <td>VBD Transition</td> </tr> <tr> <td>00</td> <td>LUT0</td> </tr> <tr> <td>01</td> <td>LUT1</td> </tr> <tr> <td>10</td> <td>LUT2</td> </tr> <tr> <td>11</td> <td>LUT3</td> </tr> </table>	A[7:6]	Select VBD as	00	GS Transition, Defined in A[2] and A[1:0]	01	Fix Level, Defined in A[5:4]	10	VCOM	11[POR]	HiZ	A[5:4]	VBD level	00	VSS	01	VSH1	10	VSL	11	VSH2	A[2]	GS Transition control	0	Follow LUT (Output VCOM @ RED)	1	Follow LUT	A[1:0]	VBD Transition	00	LUT0	01	LUT1	10	LUT2
A[7:6]	Select VBD as																																														
00	GS Transition, Defined in A[2] and A[1:0]																																														
01	Fix Level, Defined in A[5:4]																																														
10	VCOM																																														
11[POR]	HiZ																																														
A[5:4]	VBD level																																														
00	VSS																																														
01	VSH1																																														
10	VSL																																														
11	VSH2																																														
A[2]	GS Transition control																																														
0	Follow LUT (Output VCOM @ RED)																																														
1	Follow LUT																																														
A[1:0]	VBD Transition																																														
00	LUT0																																														
01	LUT1																																														
10	LUT2																																														
11	LUT3																																														
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for LUT end A[7:0]= 02h [POR]																																			
0	1		A7	A6	A5	A4	A3	A2	A1	A0			<table border="1"> <tr> <td>22h</td> <td>Normal.</td> </tr> <tr> <td>07h</td> <td>Source output level keep previous output before power off</td> </tr> </table>	22h	Normal.	07h	Source output level keep previous output before power off																														
22h	Normal.																																														
07h	Source output level keep previous output before power off																																														
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option A[0]= 0 [POR] 0 : Read RAM corresponding to RAM0x24 1 : Read RAM corresponding to RAM0x26																																			
0	1		0	0	0	0	0	0	0	A0																																					
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address Start / End position	Specify the start/end positions of the window address in the X direction by an address unit for RAM  A[5:0]: XSA[5:0], XStart, POR = 00h B[5:0]: XEA[5:0], XEnd, POR = 15h																																			
0	1		0	0	A5	A4	A3	A2	A1	A0																																					
0	1		0	0	B5	B4	B3	B2	B1	B0																																					
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address Start / End position	Specify the start/end positions of the window address in the Y direction by an address unit for RAM  A[8:0]: YSA[8:0], YStart, POR = 000h B[8:0]: YEA[8:0], YEnd, POR = 127h																																			
0	1		A7	A6	A5	A4	A3	A2	A1	A0																																					
0	1		0	0	0	0	0	0	0	A8																																					
0	1		B7	B6	B5	B4	B3	B2	B1	B0																																					
0	1		0	0	0	0	0	0	0	B8																																					

Command Table																																
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																				
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM for Regular Pattern	Auto Write RED RAM for Regular Pattern A[7:0] = 00h [POR]																				
0	1		A7	A6	A5	A4	0	A2	A1	A0			A[7]: The 1st step value, POR = 0 A[6:4]: Step Height, POR= 000 Step of alter RAM in Y-direction according to Gate <table border="1"> <thead> <tr> <th>A[6:4]</th> <th>Height</th> <th>A[6:4]</th> <th>Height</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>8</td> <td>100</td> <td>128</td> </tr> <tr> <td>001</td> <td>16</td> <td>101</td> <td>256</td> </tr> <tr> <td>010</td> <td>32</td> <td>110</td> <td>296</td> </tr> <tr> <td>011</td> <td>64</td> <td>111</td> <td>NA</td> </tr> </tbody> </table>	A[6:4]	Height	A[6:4]	Height	000	8	100	128	001	16	101	256	010	32	110	296	011	64	111
A[6:4]	Height	A[6:4]	Height																													
000	8	100	128																													
001	16	101	256																													
010	32	110	296																													
011	64	111	NA																													
												A[2:0]: Step Width, POR= 000 Step of alter RAM in X-direction according to Source <table border="1"> <thead> <tr> <th>A[2:0]</th> <th>Width</th> <th>A[2:0]</th> <th>Width</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>8</td> <td>100</td> <td>128</td> </tr> <tr> <td>001</td> <td>16</td> <td>101</td> <td>176</td> </tr> <tr> <td>010</td> <td>32</td> <td>110</td> <td>NA</td> </tr> <tr> <td>011</td> <td>64</td> <td>111</td> <td>NA</td> </tr> </tbody> </table>	A[2:0]	Width	A[2:0]	Width	000	8	100	128	001	16	101	176	010	32	110	NA	011	64	111	NA
A[2:0]	Width	A[2:0]	Width																													
000	8	100	128																													
001	16	101	176																													
010	32	110	NA																													
011	64	111	NA																													
												BUSY pad will output high during operation.																				
0	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for Regular Pattern	Auto Write B/W RAM for Regular Pattern A[7:0] = 00h [POR]																				
0	1		A7	A6	A5	A4	0	A2	A1	A0			A[7]: The 1st step value, POR = 0 A[6:4]: Step Height, POR= 000 Step of alter RAM in Y-direction according to Gate <table border="1"> <thead> <tr> <th>A[6:4]</th> <th>Height</th> <th>A[6:4]</th> <th>Height</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>8</td> <td>100</td> <td>128</td> </tr> <tr> <td>001</td> <td>16</td> <td>101</td> <td>256</td> </tr> <tr> <td>010</td> <td>32</td> <td>110</td> <td>296</td> </tr> <tr> <td>011</td> <td>64</td> <td>111</td> <td>NA</td> </tr> </tbody> </table>	A[6:4]	Height	A[6:4]	Height	000	8	100	128	001	16	101	256	010	32	110	296	011	64	111
A[6:4]	Height	A[6:4]	Height																													
000	8	100	128																													
001	16	101	256																													
010	32	110	296																													
011	64	111	NA																													
												A[2:0]: Step Width, POR= 000 Step of alter RAM in X-direction according to Source <table border="1"> <thead> <tr> <th>A[2:0]</th> <th>Width</th> <th>A[2:0]</th> <th>Width</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>8</td> <td>100</td> <td>128</td> </tr> <tr> <td>001</td> <td>16</td> <td>101</td> <td>176</td> </tr> <tr> <td>010</td> <td>32</td> <td>110</td> <td>NA</td> </tr> <tr> <td>011</td> <td>64</td> <td>111</td> <td>NA</td> </tr> </tbody> </table>	A[2:0]	Width	A[2:0]	Width	000	8	100	128	001	16	101	176	010	32	110	NA	011	64	111	NA
A[2:0]	Width	A[2:0]	Width																													
000	8	100	128																													
001	16	101	176																													
010	32	110	NA																													
011	64	111	NA																													
												During operation, BUSY pad will output high.																				



Command Table											Command	Description
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address counter	Make initial settings for the RAM X address in the address counter (AC) A[5:0]: 00h [POR].
0	1		0	0	A5	A4	A3	A2	A1	A0		
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address counter	Make initial settings for the RAM Y address in the address counter (AC) A[8:0]: 000h [POR].
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		0	0	0	0	0	0	0	A8		
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.

## 3. Environmental

### 3.1 HANDLING, SAFETY AND ENVIRONMENTAL REQUIREMENTS

<b>WARNING</b>
The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.
<b>CAUTION</b>
The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.
Disassembling the display module can cause permanent damage and invalidate the warranty agreements.
IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.
Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

<b>Mounting Precautions</b>
(1) It's recommended that you consider the mounting structure so that uneven force ( ex. Twisted stress) is not applied to the module.
(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
(3) You should adopt radiation structure to satisfy the temperature specification.

(4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.	
(5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)	
(6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.	
(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.	
Product specification	The data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and dose not form part of the specification.	
<b>Product Environmental certification</b>	
ROHS	
<b>REMARK</b>	
All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.	

### 3.2 Reliability test

	TEST	CONDITION
1	High-Temperature Operation	T=70°C, RH=40%RH, For 240hrs Test in white pattern
2	Low-Temperature Operation	T = -25°C for 240 hrs Test in white pattern
3	High-Temperature Storage	T=50°C , RH=35%RH, For 240 hrs
4	Low-Temperature Storage	T = 0°C, for 240 hrs
5	High Temperature, High Humidity Operation	T=40°C, RH=80%RH, For 240hrs
6	High Temperature, High Humidity Storage	T=50°C, RH=80%RH, For 240hrs Test in white pattern

7	Temperature Cycle	-25°C (30min) ~ 70°C(30min), 50 Cycle Test in white pattern
8	UV exposure Resistance	765 W/m <sup>2</sup> for 168hrs,40°C
9	ESD Gun	Air+/-15KV; Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV; Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV; Contact+/-2KV (Naked EPD display, including IC and FPC area)

**Note:**Put in normal temperature for 1hour after test finished, display performance is ok.

## 4. Electrical Characteristics

### 4.1 ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Rating	Unit
V CI	Logic supply voltage	-0.5 to +4.0	V
V IN	Logic Input voltage	-0.5 to VCI +0.5	V
V OUT	Logic Output voltage	-0.5 to VCI +0.5	V
T OPR	Operation temperature range	0~50	°C
T STG	Storage temperature range	-25~70	°C
T STGo	Optimal Storage Temp	23 ± 2	°C
H STGo	Optimal Storage Humidity	55 ± 10	%RH

\* Note: Avoid direct sunlight.

**Table 4.1-1: Maximum Ratings**

Note: Maximum ratings are those values beyond which damages to the device may occur.

Functional operation should be restricted to the limits in the Electrical Characteristics chapter.

### 4.2 DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR=25°C.

**Table 4.2-1: DC Characteristics**

Symbol	Parameter	Test Condition	Applicable pin	Min.	Typ.	Max.	Unit
VSS	Single ground	-		-	0	-	V
VCI	VCI operation voltage	-	VCI	2.2	3.0	3.7	V
VDD	Core logic voltage		VDD	1.7	1.8	1.9	V
VIH	High level input voltage	-	--	0.8 VCI	--	-	V
VIL	Low level input voltage	-	--	-	--	0.2 VCI	V
VOH	High level output voltage	IOH = -100uA	--	0.9 VCI	9	-	V
VOL	Low level output voltage	IOL = 100uA	--	--		0.1 VCI	V
PTYP	Typical power	VCI = 3.0V	--	--		--	mW
PSTPY	Deep sleep mode	VCI = 3.0V	--	--	0.003	--	mW

Iopr_VCI	Typical operating current	VCI = 3.0V		-	3	--	mA
--	Full update time	25°C			3		sec
-	Fast update time	25°C			1.5		sec
	Partial update time	25°C			0.3		sec
Idslp_VCI	Module operating current	DC/ DC off No clock No input load Ram data retain	-	-	20		uA
Islp_VCI	Deep sleep mode	DC/ DC off No clock No input load Ram data not retain	-	-	1	5	uA

**Notes:**

1) Refresh time: the time it takes for the whole process from the screen change to the screen stabilization.

2) The difference between different refresh methods:

Full refresh: The screen will flicker several times during the refresh process; Fast Refresh: The screen will flash once during the refresh process;

During the fast refresh or partial refresh of the electronic paper, it is recommended to add a full-screen refresh after 5 consecutive operations to reduce the accumulation of afterimages on the screen.


1. The typical power is measured with following transition from horizontal pattern to vertical pattern.(Note4.2-1)

2.The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

3.The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Seengreat.

Note 4.2-1

The Typical power consumption



## 4.3 Serial Peripheral Interface Timing

The following specifications apply for: VDDIO - VSS = 2.2V to 3.7V, CL=20pF

**Write mode**

Symbol	Parameter	Min	Typ	Max	Unit
fSCL	SCL frequency (Write Mode)	-	-	20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60	-	-	ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	65	-	-	ns
tCSHIGH	Time CS# has to remain high between two transfers	100	-	-	ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25	-	-	ns



tSCLLOW	Part of the clock period where SCL has to remain low	25	-	-	ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10	-	-	ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40	-	-	ns

**Read mode**

Symbol	Parameter	Min	Typ	Max	Unit
fSCL	SCL frequency (Read Mode)	-	-	2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100	-	-	ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50	-	-	ns
tCSHIGH	Time CS# has to remain high between two transfers	250	-	-	ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180	-	-	ns
tSCLLOW	Part of the clock period where SCL has to remain low	180	-	-	ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	-	50	-	ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL	-	0	-	ns

Note: All timings are based on 20% to 80% of VDDIO-VSS




Figure 4.3-1 : Serial peripheral interface characteristics

## 4.4 MCU Interface

### 4.4-1 MCU interface selection

The 2.7inch e-Paper can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in.

Table 4.4-1: MCU interface selection

BS1	MPU Interface
L	4-lines serial peripheral interface (SPI)
H	3-lines serial peripheral interface (SPI) - 9 bits SPI

Note: L is connected to VSS and H is connected to VDDIO

### 4.4-2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#,The control pins status in 4-wire SPI in writing command/data is shown in Table 4.4-2 and the write procedure 4-wire SPI is shown in Figure 4.4-2.

**Table 4.4-2 : Control pins status of 4-wire SPI**

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	H	L


Note:

(1) L is connected to VSS and H is connected to VDDIO

(2) ↑ stands for rising edge of signal

In the write mode:


SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.



**Figure 4.4-1: Write procedure in 4-wire SPI mode**

In the read mode:

After CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.



**Figure 4.4-2: Read procedure in 4-wire SPI mode**

### 4.4-3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 4.4-3.

**Table 4.4-3 : Control pins status of 3-wire SPI**


Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write	↑	Command	Tie LOW	L
Write data	↑	Data bit	Tie LOW	L

**Note:**

- (1)L is connected to VSS and H is connected to VDDIO
- (2)↑ stands for rising edge of signal

In the write operation:

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).



**Figure 4.4-3: Write procedure in 3-wire SPI mode**

In the read mode:

After driving CS# to low, MCU need to define the register to be read. D/C=0 is shifted thru SDA with one rising edge of SCL. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. D/C=1 is shifted thru SDA with one rising edge of SCL. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.






Figure 4.4-4: Read procedure in 3-wire SPI mode

### 4.4 Block Diagram



## 5. Typical Operating Sequence

### 5.1 General operation flow to drive display panel



## 6. Optical characteristics

### 6.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25°C

SYMBOL	PARAMETER	CONDITIONS	MIN	TYPE	MAX	UNIT	Note
R	White Reflectivity	white	30	35	-	%	Note 6-1
GN	2Grey Level	-	-	$DS+(WS-DS) \times n(m-1)$	-		
CR	Contrast Ratio	Indoor	8:1		-	-	Note 6-2
Life	-	Topr		1000000times or 5years	-	-	

m:2

WS : White state


DS : Dark stat

Note 6-1: Luminance meter : Eye - One Pro Spectrophotometer.



Note 6-2: CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

## 7. Point and line standard

Temperature:  $25 \pm 3^\circ\text{C}$ ; Humidity:  $55 \pm 10\%\text{RH}$ ; Brightness: 1200~1500LUX; distance: 20-30CM; Angle: Relate  $30^\circ$ surround.







## 7.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		
2	Black/White spots	 $D \leq 0.25\text{mm}$ , Allowed $0.25\text{mm} < D \leq 0.4\text{mm}$ , $N \leq 3$ , and Distance $\geq 5\text{mm}$ $0.4\text{mm} < D$ Not Allow	MI	Visual inspection	Zone A
3	Black/White spots (No switch)	 $L \leq 0.6\text{mm}$ , $W \leq 0.2\text{mm}$ , $N \leq 1$ $L \leq 2.0\text{mm}$ , $W > 0.2\text{mm}$ , Not Allow $L > 0.6\text{mm}$ , Not Allow		Visual/ Inspection card	
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct	MA	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Display abnormal	Not Allow			



## 7.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	 <p> <math>D \leq 0.25\text{mm}</math>, Allowed  <math>0.25\text{mm} &lt; D \leq 0.4\text{mm}</math>, <math>N \leq 3</math>  <math>D &gt; 0.4\text{mm}</math>, Not Allow                 </p>	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual / Microscope	Zone A Zone B
3	Dirty	Allowed if can be removed	MI		Zone A Zone B
4	Chips/Scratch/ Edge crown	 <p> <math>X \leq 3\text{mm}</math>, <math>Y \leq 0.5\text{mm}</math> And without affecting the electrode is permissible                 </p>  <p> <math>2\text{mm} \leq X</math> or <math>2\text{mm} \leq Y</math> Not Allow                 </p>  <p> <math>W \leq 0.1\text{mm}</math>, <math>L \leq 5\text{mm}</math>, No harm to the electrodes and <math>N \leq 2</math> allow                 </p>	MI	Visual / Microscope	Zone A Zone B

## 8. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /



---

EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue

- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.