

1.54inch E-Paper

Product Specifications

Customer	Standard
Description	1.54" E-PAPER DISPLAY
Model Name	1.5inch e-Paper
Date	2023/09/18
Revision	1.0



Table of contents

1. General Description	1
1.1 Over View	1
1.2 Features	1
1.3 Mechanical Specifications	1
1.4 Mechanical Drawing of EPD module	2
1.5 Reference Circuit	3
1.6 Input/Output Pin Assignment	4
2. COMMAND TABLE	5
3. Environmental	10
3.1 HANDLING, SAFETYAND ENVIROMENTAL REQUIREMENTS	10
3.2 Reliability test	12
4. Electrical Characteristics	13
4.1 ABSOLUTE MAXIMUM RATING	13
4.2 DC CHARACTERISTICS	13
4.3 Serial Peripheral Interface Timing	14
4.3 Serial Peripheral Interface Timing 4.4 Power Consumption	
	15
4.4 Power Consumption	15 15
4.4 Power Consumption	15 15 15
 4.4 Power Consumption 4.5 MCU Interface	15 15 15 16
 4.4 Power Consumption 4.5 MCU Interface	15 15 15 16 17
 4.4 Power Consumption 4.5 MCU Interface 4.5-1 MCU interface selection 4.5-2 MCU Serial Peripheral Interface (4-wire SPI) 4.5-3 MCU Serial Peripheral Interface (3-wire SPI) 	15 15 16 17 19
 4.4 Power Consumption. 4.5 MCU Interface. 4.5-1 MCU interface selection. 4.5-2 MCU Serial Peripheral Interface (4-wire SPI). 4.5-3 MCU Serial Peripheral Interface (3-wire SPI). 5. Typical Operating Sequence. 	15 15 16 17 19 19
 4.4 Power Consumption 4.5 MCU Interface 4.5-1 MCU interface selection 4.5-2 MCU Serial Peripheral Interface (4-wire SPI) 4.5-3 MCU Serial Peripheral Interface (3-wire SPI) 5. Typical Operating Sequence 5.1 General operation flow to drive display panel 	15 15 16 17 19 19 19
 4.4 Power Consumption. 4.5 MCU Interface. 4.5-1 MCU interface selection. 4.5-2 MCU Serial Peripheral Interface (4-wire SPI). 4.5-3 MCU Serial Peripheral Interface (3-wire SPI). 5. Typical Operating Sequence. 5.1 General operation flow to drive display panel. 6. Optical characteristics. 	15 15 16 17 19 19 19 20 20



1. General Description

1.1 Over View

1.54inch e-Paper is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 1.54" active area contains 200×200 pixels, and has 1-bit Black/White full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC. SRAM.LUT, VCOM and border are supplied with each panel.


1.2 Features

- Support partial refresh
- 200×200 pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Serial peripheral interface available
- On-chip oscillator
- •On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- •I2C signal master interface to read external temperature sensor/built-in temperature sensor
- ■available in COG package IC thickness 300um

1.3 Mechanical Specifications


Parameter	Specifications	Unit	Remark
Screen Size	1.54	Inch	
Display Resolution	200(H)×200(V)	Pixel	Dpi:184
Active Area	27.00 (H)×27.00 (V)	mm	
Pixel Pitch	0.135×0.135	mm	
Pixel Configuration	Square		
Outline Dimension	37.32(H)×31.80(V) ×1.05(D)	mm	
Weight	2.18±0.5	g	

1.4 Mechanical Drawing of EPD module





1.5 Reference Circuit



Note:

- 1. Inductor L1 is wire-wound inductor. There are no special requirements for other parameters.
- 2. Suggests using Si1304BDL or Si1308EDL TUBE MOS (Q1), otherwise it may affect the normal boost of the circuit.
- 3. The default circuit is 4-wire SPI.
- 4. Default voltage value of all capacitors is 50 V.



1.6 Input/Output Pin Assignment

Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins e	Keep Open
5	VSH2	This pin is Positive Source driving voltage	
6	TSCL	I ² C Interface to digital temperature sensor Clock pin	
7	TSDA	I ² C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 1.5-5
9	BUSY	Busy state output pin	Note 1.5-4
10	RES #	Reset	Note 1.5-3
11	D/C #	Data /Command control pin	Note 1.5-2
12	CS #	Chip Select input pin	Note 1.5-1
13	SCL	serial clock pin (SPI)	
14	SDA	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	This pin is Positive Source driving voltage	
21	VGH	This pin is Positive Gate driving voltage	
22	VSL	This pin is Negative Source driving voltage	
23	VGL	This pin is Negative Gate driving voltage	
24	VCOM	These pins are VCOM driving voltage	

Note 1.5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.



Note 1.5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 1.5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 1.5-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 1.5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.

2. COMMAND TABLE

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command		Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Gate setting	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A1	A ₀	control	A[8:0]= C7h [PC MUX Gate lines	DR], 200 MUX s setting as (A[8:0] + 1).
0	0		0	0	0	0	0	0	0	A ₈		B[2:0] = 000 [P0	OR].
0	0		0	0	0	0	0	B ₂	B1	Bo		B[2]: GD Selects the 1st of GD=0 [POR], GO is the 1st ga is GO,G1, G2, G GD=1, G1 is the 1st ga is G1, G0, G3, G B[1]: SM Change scannir SM=0 [POR], G0, G1, G2, G3. G4G198, G1, B[0]: TB	ate output channel, gate output sequence 3, ate output channel, gate output sequence 52, ng order of gate driver. G199 SM=1, G0, G2, G3,G199 can from G0 to G199 TB = 1, scan
				-	-	•					a . a	6 · 6 · · · ·	
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate driving A[4:0] = 00h [P	
0	1		0	0	0	A ₄	A ₃	A ₂	A1	A ₀	Control		20V = 00h [POR] and 17h
												1	
0	0	04	0	0	0	0	0	1	0	0	Source		iving voltage A[7:0] = 41h
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A1	A ₀	Driving voltage	[POR], VSH1 a VSH2 at 5V.	t 15V B[7:0] = A8h [POR],
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B1	B ₀		C[7:0] = 32h [P0	OR], VSL at -15V
0	1		C7	C ₆	C₅	C4	C ₃	C ₂	C1	C ₀		Remark: VSH1>	•=VSH2
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mo	
										_	mode	A[1:0] :	Description
0	1		0	0	0	0	0	0	A1	Ao		00 01	Normal Mode [POR] Enter Deep Sleep Mode 1

1.54inch E-Paper

												After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence
0	1		0	0	0	0	0	A ₂	A1	A ₀	-mode setting	 A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. O0 -Y decrement, X decrement, O1 -Y decrement, X increment, I0 -Y increment, X decrement, I1 -Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descriptio	on
0	0	12	0	0	0	1	0	0	1	0	SW RESET	S/W Reset defau Sleep Mode During operatior	mands and parameters to their It values except R10h-Deep n, BUSY pad will output high. naffected by this command.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	The Display Upda BUSY pad will ou	Update Sequence ate Sequence Option is located at R22h. Itput high during operation. User should s operation to avoid corruption of panel
0	0	21	0	0	1	1	0	0	0	1	Display		tion for Display Update
0	1		A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A ₀	Update Control 1	A[7:0] = 00h [PO B[7:0] = 00h [PO	-
0	1		B7	0	0	0	0	0	0	0		A[7:4] Red RAM	option
												0000	Normal
												0100	Bypass RAM content as 0
												1000	Inverse RAM content
												A[3:0] BW RAM	option
												0000 Nor	mal
												0100 Byp	ass RAM content as 0
												1000 Inve	erse RAM content

1.54inch E-Paper

0	0	22	0 A ₇	0 A ₆	1 A5	0 A4	0 A ₃	0 A ₂	1 A1	0 A ₀	Display Update	Display Update Sequence Option: Enabl Master Activation	e the s tage fo
											Control 2	A[7:0]= FFh (POR) Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal →Enable	C0
												Analog	03
												Disable Analog	05
												→Disable clock signal	01
												Enable clock signal	91
												→Load LUT with DISPLAY Mode 1	
												→Disable clock signal	
												Enable clock signal	99
												\rightarrow Load LUT with DISPLAY Mode 2	
												→Disable clock signal	
												Enable clock signal	B1
												→Load temperature value	
												\rightarrow Load LUT with DISPLAY Mode 1	
												→Disable clock signal	
												Enable clock signal	B9
												→Load temperature value	
												→Load LUT with DISPLAY Mode 2	
												→Disable clock signal	
												Enable clock signal	C7
												→Enable Analog	
												→Display with DISPLAY Mode 1	
												→Disable Analog →Disable OSC	
												Enable clock signal	CF
												→Enable Analog	
												\rightarrow Display with DISPLAY Mode 2	
												→Disable Analog	
												→Disable OSC	
													F7
												→Enable Analog	. /
												\rightarrow Load temperature value	
												→DISPLAY with DISPLAY Mode 1	
												→Disable Analog	
												→Disable OSC	
												Enable clock signal	FF
												→Enable Analog	
												→Load temperature value	
												\rightarrow DISPLAY with DISPLAY Mode 2	
												→Disable Analog	
												→Disable OSC	



1	<i>~ 1</i> 1	ГЛ
	S/linch	H_Paner
н.		E-Paper

							-		-	-		1.54inch E-Paper
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during operation.
•		20	-									
0	0	29	0	0	1	0	1	0	0	1	VCOM Sense	Stabling time between entering VCOM sensing mode and reading acquired. A[3:0] = 9h, duration = 10s.
0	Ţ		0	1	0	U	A ₃	A ₂	A ₁	A ₀	Duration	VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	1	Program VCOM OTP	Program VCOM register into OTP The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
				<u> </u>		<u> </u>			I			
0	0	2B	0	0	1	0	1	0	1	1	Write	This command is used to reduce glitch when ACVCOM
0	1		0	0	0	0	0	1	0	0	Register for VCOM	toggle. Two data bytes D04h and D63h should be set for this command.
0	1		0	1	1	0	0	0	1	1	Control	
			-									
0	0	2c	0	0	1	0	1	1	0	0	Write VCOM	Write VCOM register from MCU interface A[7:0] = 00h [POR]
			A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	register	Description
R/W#	D/C#	Hex 2D	D7 0	D6	D5	D4 0	D3	D2	D1 0	D0	Command OTP	Read Register for Display Option:
1	1	20	0 A ₇	A ₆	A5	0 A4	A ₃	А ₂	0 A1	A ₀	Register	A[7:0]: VCOM OTP Selection
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	Read for Display	(Command 0x37, Byte A) B[7:0]: VCOM Register
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	Option	(Command 0x2C)
1	1		D7	D ₆	D5	D4	D ₃	D ₂	D1	D ₀	-	C[7:0]~G[7:0]: Display Mode (Command 0x37, Byte B to Byte F)
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E1	E ₀	-	[5 bytes] H[7:0]~K[7:0]: Waveform Version
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀	-	(Command 0x37, Byte G to Byte J)
1	1		G7	G ₆	G₅	G4	G₃	G ₂	G1	G ₀	1	[4 bytes]
1	1		H ₇	H ₆	H₅	H ₄	H₃	H ₂	H1	H₀	1	
1	1		I ₇	I ₆	I ₅	I ₄	I ₃	l ₂	I ₁	I ₀	1	
1	1		J_7	J ₆	J ₅	J_4	J ₃	J ₂	J_1	J ₀	1	
T												

Γ

1.54inch E-Paper

0	0	2E	0	0	1	0	1	1	1	0	User ID	Read 10 Byte User ID stored in OTP:
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A1	A ₀	Read	A[7:0]]~J[7:0]: UserID (R38, Byte A and Byte J) [10 bytes]
1	1		B7	B ₆	B ₅	B 4	B3	B ₂	B1	B ₀	-	
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C1	C ₀	-	
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	-	
1	1		E7	E ₆	E5	E4	E3	E ₂	E1	Eo	-	
1	1		F7	F ₆	F5	F ₄	F₃	F ₂	F ₁	F ₀	-	
1	1		G7	G ₆	G₅	G ₄	G3	G ₂	G1	G ₀	-	
1	1		H ₇	H ₆	H₅	H ₄	H ₃	H ₂	H ₁	H ₀		
1	1		I7	l ₆	I ₅	I 4	I ₃	I ₂	I ₁	lo	_	
1	1		J_7	J_6	J ₅	J_4	J_3	J_2	J_1	Jo		
			-									
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from MCU interface [153 bytes], which
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	register	contains the content of VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR[n] and XON[nX\
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B1	B ₀	_	Refer to Session 6.7 WAVEFORM SETTING
0	1		:	:	:	:	:	:	:	:	-	
0	1		•			•	•	•	•	•		
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h] The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	38	0	0	1	1	1	0	0	0	Write Register for	Write Register for User ID A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		A ₇ B ₇	A ₆ B ₆	A ₅ B ₅	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	User ID	Remarks: A[7:0]~J[7:0] can be stored in OTP
0	1		В7 С7	В6 С6	D5 C5	Б4 С4	В3 С3	В2 С2	Б1 С1	В ₀ С ₀	_	
0			D7				C3 D3	D ₂		D ₀	_	
0	1		D ₇ E ₇	D ₆ E ₆	D₅ E₅	D4 E4	D ₃ E ₃	D ₂ E ₂	D ₁ E ₁	D ₀ E ₀	-	
0	1		E7 F7	⊏ ₆ F ₆	Es Fs	E4 F4	E3 F3	E ₂ F ₂	F 1	F ₀	-	
0	1		67	F6 G6	F5 G5	F4 G4	F3 G3	F2 G2	F1 G1	F ₀ G ₀	-	
0	1		H ₇	G ₆ H ₆	G₅ H₅	G4 H4	G ₃ H ₃	H ₂	G ₁ H ₁	G ₀ H ₀	-	
0	1				H5 I5			H ₂			-	
			I ₇	I ₆		I4	l ₃			l _o	-	
0	1		J 7	J ₆	J5	J_4	J ₃	J ₂	J_1	Jo		



												1.54inch E-Paper	
0	1		0	0	0	0	0	0	A1	Ao	program mode	A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage Remark: User is required to EXACTLY follow the reference code sequences	
						-	-				.		
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -	Specify the start/end positions of the window address in the X direction by an address unit for RAM	
0	1		0	0	A 5	A4	A ₃	A ₂	A1	A ₀	address	A[5:0]: XSA[5:0], XStart, POR = 00h	
0	1		0	0	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	Start / End position	B[5:0]: XEA[5:0], XEnd, POR = 15h	
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y	Specify the start/end positions of the window address in	
0	1		A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	address Start / End	the Y direction by an address unit for RAM	
0	1		0	0	0	0	0	0	0	A ₈	position	A[8:0]: YSA[8:0], YStart, POR = 000h	
0	1		B7	B ₆	B 5	B 4	B ₃	B ₂	B1	B ₀	-		B[8:0]: YEA[8:0], YEnd, POR = 127h
0	1		0	0	0	0	0	0	0	B ₈			
					1	1					1		
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X	Make initial settings for the RAM X address in the address	
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	address counter	counter (AC) A[5:0]: 00h [POR].	
								_		_			
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y	Make initial settings for the RAM Y address in the address	
0	1		A ₇	A ₆	A 5	A 4	A ₃	A ₂	A ₁	A ₀	address counter	counter (AC) A[8:0]: 000h [POR].	
0	1		0	0	0	0	0	0	0	A ₈	counter		

3. Environmental

3.1 HANDLING, SAFETYAND ENVIROMENTAL REQUIREMENTS

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

1 5 linch E Donor

(1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.

(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.

(3) You should adopt radiation structure to satisfy the temperature specification.

(4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.

(5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)

(6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.

(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Product specification The data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification

ROHS

REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

3.2 Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T=50 ℃ , RH=35%RH, For 240hrs	IEC 60 068-2-2Bp	
2	Low-Temperature Operation	T = 0°C for 240 hrs	IEC 60 068-2-2Ab	
3	High-Temperature Storage	T=70 ℃ , RH=35%RH, For 240 hrs Test in white pattern	IEC 60 068-2-2Bp	
4	Low-Temperature Storage	T = -25°C, for 240 hrs Test in white pattern	IEC 60 068-2-2Ab	
5	High Temperature, High Humidity Operation	T=40 °C, RH=80%RH, For 240hrs	IEC 60 068-2-3CA	
6	High Temperature, High Humidity Storage	T=50 °C, RH=80%RH, For 240hrs Test in white pattern	IEC 60 068-2-3CA	
7	Temperature Cycle	-25 °C (30min)~70 °C (30min), 50 Cycle Test in white pattern	IEC 60 068-2-14NB	
8	Package Vibration	1.04G,Frequency : 10~500Hz Direction : X,Y,Z Duration:1hours in each direction	Full packed for shipment	
9	Package Drop Impact	Drop from height of 122 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment	
10	UV exposure Resistance	765 W/m² for 168hrs,40°C	IEC 60068-2-5 Sa	
11	Electrostatic discharge	Machine model: +/-250V,0Ω,200pF	IEC6 1000-4-2	

Actual EMC level to be measured on customer application.

Note1: The protective film must be removed before temperature test.

Note2: Stay white pattern for storage and non-operation test.

Note3: The function, appearence, opticals should meet the requirements of the test before and after the test.

Note4: Keep testing after 2 hours placing at 20°C-25°C.

4. Electrical Characteristics

4. 1 ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Rating	Unit
V CI	Logic supply voltage	-0.5 to +4.0	V
T OPR	Operation temperature range	0~50	°C
T STG	Storage temperature range	-25~60	°C
-	Humidity range	40~70	%RH

* Note: Avoid direct sunlight.

Table 4.1-1: Maximum Ratings

Note: Maximum ratings are those values beyond which damages to the device may occur.

Functional operation should be restricted to the limits in the Electrical Characteristics chapter. Note 4.1-1:The recommended operating temperature should be kept below 50°C

Note 4.1-2: Tstg is the transportation condition, the transport time is within 10 days for -25°C~0°C or

30°C~60°C.

4. 2 DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.3V, TOPR=25°C.

Symbol Parameter Test Applicable pin Min. Typ. Max. Unit Condition VCI VCI operation voltage VCI 2.2 3.3 3.7 V VIH High level input 0.8VDDIO V _ voltage SDA, SCL, CS#, Low level input D/C#, RES#, BS1 VIL 0.2VDDIO V _ voltage VOH High level output IOH=-100uA 0.9VDDIO V voltage BUSY, VOL Low level output IOL = 100uA0.1VDDIO V _ voltage lupdate Module 1.5 operating mΑ current VCI=3.3V Deep sleep mode 2 uA Isleep _

Table 4.2-1: DC Characteristics

The Typical power consumption is measured using associated 25°C waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note4.2-1)


- The listed electrical/optical characteristics are only guaranteed under the controller& waveform provided by Waveshare.



1.54inch E-Paper

Note 4.2-1

The Typical power consumption



4.3 Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.2V to 3.7V, TOPR=25°C

- Vcom value will be OTP before in factory or present on the label sticker.

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first	20			ns
	rising edge of SCLK				
tCSHLD	Time CS# has to remain low after the last	20			ns
	falling edge of SCLK				
tCSHIGH	Time CS# has to remain high between	100			ns
	two transfers				
SCLHIGH	Part of the clock period where SCL has	25			ns
	to remain high				
tSCLLOW	Part of the clock period where SCL has to	25			ns
	remain low				
tSISU	Time SI (SDA Write Mode) has to be stable	10			
15150	before the next rising edge of SCL	10			ns
	Time SI (SDA Write Mode) has to remain	40			-
tSIHLD	stable after the rising edge of SCL	40			ns

Symbol Unit Parameter Min Тур Max fSCL 2.5 MHz SCL frequency (Read Mode) tCSSU Time CS# has to be low before the first rising edge of SCLK 100 ns tCSHLD Time CS# has to remain low after the last falling edge of SCLK 50 ns tCSHIGH Time CS# has to remain high between two transfers 250 ns tSCLHIGH Part of the clock period where SCL has to remain high 180 ns tSCLLOW Part of the clock period where SCL has to remain low 180 ns

1.54inch E-Paper

tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	5	0	ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		C	ns

Note: All timings are based on 20% to 80% of VDDIO-VSS




Figure 4.3-1 : Serial peripheral interface characteristics

4.4 Power Consumption

Parameter	Symbol	Conditions	ТҮР	Max	Unit	Remark
Panel power consumption during update	-	25°C	-	8	mAs	-
Deep sleep mode	-	25°C	-	2	uA	-

mAs=update average current×update time

4.5 MCU Interface

4.5-1 MCU interface selection

The 1.54inch e-Paper can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in. Table 4.5-1: MCU interface selection

BS1	MPU Interface
L	4-lines serial peripheral interface (SPI)
Н	3-lines serial peripheral interface (SPI) - 9 bits SPI

4.5-2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#, The control pins status in 4-wire SPI in writing command/data is shown in Table 4.5- 2 and the write procedure 4-wire SPI is shown in Figue 4.5-1.

Table 4.5-2 : Control pins status of 4-wire SPI

Function	unction SCL pin		D/C# pin	CS# pin
Write command	1	Command bit	L	L
Write data	1	Data bit	Н	L

Note:

(1) L is connected to VSS and H is connected to VDDIO

(2) \uparrow stands for rising edge of signal

In the write mode, SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 4.5-1: Write procedure in 4-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ...D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.



1.54inch E-Paper




Figure 4.5-2: Read procedure in 4-wire SPI mode

4.5-3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 4.5-3


Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write	1	Command	Tie LOW	L
Write data	1	Data bit	Tie LOW	L


Note:

(1)L is connected to VSS and H is connected to VDDIO

(2)[†] stands for rising edge of signal

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. shows the write procedure in 3-wire SPI





In the Read mode:

SEENGREAT

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C#=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C#=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation





Figure 4.5-4: Read procedure in 3-wire SPI mode



5. Typical Operating Sequence

5.1 General operation flow to drive display panel



T=25℃



6. Optical characteristics

6.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮРЕ	MAX	UNIT	Note
R	Reflectance	white	30	35	-	%	Note 6-1
Gn	2Grey Level	-	-	DS+(WS-DS)×n(m-1)	-	L*	-
CR	Contrast Ratio	indoor	8:1	10	-	-	-
Panel's life	-	0°C~50°C		5years	-	-	Note 6-2

M:2

WS : White state

DS : Dark stat

Note 6-1 : Luminance meter : Eye - One Pro Spectrophotometer

Note 6-2: We don't guarantee 5 years pixels display quality for humidity below 45%RH or above 70%RH; at least

update 1 time per day.

7. Point and line standard

	Shipment Inspection Standard								
	Equipment: Electrical test fixture, Point gauge								
Outline dimension	37.32(H)×31.8(V) ×1.05(D)	Unit:mm	Part-A	Active area	Part-B	Border area			
Environment	Temperature	Humidity	illuminance	Distance	Time	Angle			
Environment	19°C~25°C	55%±5%RH	800~1300Lux	300 mm	35Sec				
Defet type	Inspection method	Standard		Part-A		Part-B			
		D≤0.	D≤0.25 mm		Ignore				
Spot	Electric Display	0.25 mm<	< D≤0.4 mm	N≤4		Ignore			
		D>(D.4 mm	Not Allow		Ignore			
Display unwork	Electric Display	Not Allow		Not Allow		Ignore			
Display error	Electric Display	Not Allow		Not Allow Not Allow		Ignore			

			1.54inch E-Paper	
Scratch or line defect(include dirt)	Visual/Film card	L≤2 mm, W≤0.2 mm	Ignore	Ignore
		2.0mm <l≤5.0mm, 0.2<<br="">W≤0.3mm,</l≤5.0mm,>	N≤2	Ignore
		L>5 mm,W>0.3 mm	Not Allow	Ignore
PS Bubble	Visual/Film card	D≤0.2mm	Ignore	Ignore
		0.2mm≤D≤0.35mm & N≤4	N≤4	Ignore
		D>0.35 mm	Not Allow	Ignore
Side Fragment	Visual/Film card	X≤5mm, Y≤0.5mm, Do not affect the electrode circuit		
		, Ignore		
			x x	

8. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.